Accelerating C, C++, OpenCL, and RTL Applications with the SDAccel Environment
Course Details
Length: 15 hours
Number of Labs: 4
Number of Chapter: 11
Current Version: 2020.2
Number of Demos: 4


In this OnDemand course, learn how to develop, debug, and profile new or existing OpenCL™, C/C++, and RTL applications in the SDAccel™ development environment for use on Xilinx FPGAs.
The focus is on learning how to utilize techniques in the SDAccel environment to:
  • Reduce latency
  • Utilize the massive parallelism inherent to FPGAs
  • Optimize throughput
  • Pipeline for performance
This course also provides an introduction to targeting the Alveo™ accelerator card.
View the course description PDF for more details.

Training Credit Price = 2 TC
Featured Board
ZCU102 Feature Board
Learn More>
Related Courses
Designing with Verilog
Learn More>